

The WD9000 Pascal MICROENGINE[™] Microprocessor Chip Set

FEATURES


- Direct Execution of Pascal Intermediate Code (P-Code)
- High Level Language Programming with
 Assembly Language Efficiency
- 16-Bit Stack-Based Architecture
- Executes Full UCSD Pascal, Version III.0
- Program Size to 128K Bytes
- 3.0 MHz Four-Phase Clock
- Four-Level Interrupt Structure
- Hardware Multiply/Divide
- Hardware Floating Point
- Single and Multi-Byte Instructions
- TTL Compatible Three-State Interface
- Memory Mapped I/O

DESCRIPTION

The WD9000 Microprocessor is a 16-bit MOS/LSI Chip Set that directly executes programs written in the Pascal programming language at speeds five or more times greater than equivalent systems using intepreters. The Chip Set consists of five LSI components:

- Arithmetic Component contains the arithmetic logic unit, microinstruction decode, register file, and paths to control processor operation.
- Control Processor contains macroinstruction decode, portions of the control circuitry, microinstruction counters, and I/O control logic.
- *MICROM Components* three high-speed, 512 x 22 bit, custom MICROMs implement P-Code instructions.

The MICROENGINE[™] Microprocessor Chip Set is designed for a large range of applications which could gain from 16-bit throughput and/or direct Pascal execution. Pascal is a high-level programming language which provides an environment conducive to structured software development. The WD9000 Microprocessor Chip Set directly executes the University of California at San Diego (UCSD) Pascal System, Version III.0, which is widely used throughout the industry on eight- and sixteen-bit processors.



Pascal MICROENGINE[™] Five Chip Set

The WD9000 Microprocessor includes:

- P-Machine Architecture implements the UCSD Version III.0 P-Machine, an ideal architecture (stack oriented) for execution of Pascal programs. This approach replaces the alternative of software intepreters or compilation to architectures less suited for Pascal.
- Sixteen-Bit I/O and Data Paths for High Throughput — all address, data and I/O paths are sixteen bits wide.
- Stack Architecture for Reentrant and Recursive Programs — all Pascal programs are reentrant and recursive with no performance penalty.
- High-Level Language Programming of I/O and Interrupts simple access to device and system control provided in the Pascal language.
- Hardware Multiply/Divide 16-bit multiply and divide instructions.
- Floating Point Hardware execution of floating point instructions using the proposed IEEE standard.
- Four-Level Interrupt Structure each level represents an interrupt priority.
- TTL Compatible Three-State Interface standard parts may be used to interface to the Chip Set.
- Memory Mapped I/O the language and Chip Set support memory mapped I/O, where I/O devices are accessed as memory locations.
- Suitable for RAM or RAM/ROM Configurations

 P-machine architecture is designed to support applications residing in RAM memory or in a combination of RAM and ROM (or PROM).

A Subsidiary of WESTERN DIGITAL


MAY 1980

BENEFITS

Use of the WD9000 Pascal MICROENGINE[™] Microprocessor Chip Set has significant benefits for the system designer:

- High Performance throughput of the 16-bit CPU provides processing power needed for many applications.
- Lower Software Development Cost use of Pascal increases programmer productivity, decreasing software development costs over alternative approaches. These productivity increases are the result of the language's highlevel nature, extensive error checking, automatic reentrancy and recursion.
- Shortened Development Schedules critical software development schedules are shortened.

- Transportability programs written in the industry standard UCSD Pascal may be executed on other Pascal-based systems.
- Efficient Memory Utilization since the P-Machine is an ideal architecture for Pascal execution, memory utilization is equivalent to that of software programmed in assembly language on other processors and less than on systems using interpreters or compilers operating on architectures not optimized for Pascal.
- System Reliability reliability, the probability that programs will perform their intended function, is improved by extensive compiler error checking. In addition, since Pascal programs are simpler statements of the algorithm to be executed than the alternative tools, reliability is further enhanced.



TYPICAL WD9000 CPU CIRCUIT

PIN ASSIGNMENTS

The following are pin assignments for the Pascal MICRO-ENGINETM Microprocessor Chip Set:

		S	A6				
PIN NO.	SIGNAL	PIN NO.	SIGNAL	PIN NO.	SIGNAL	PIN NO.	SIGNAL
1	ø3	i 11	DAL08	21	ø2	31	MIB07
2	V _{BB}	12	DAL09	22	WAIT	32	MIB06
3	DAL00	13	DAL10	23	MIB15	33	MIB05
4	DAL01	14	DAL11	24	MIB14	34	MIB04
5	DAL02	15	DAL12	25	MIB13	35	MIB03
6	DAL03	16	DAL13	26	MIB12	36	MIB02
7	DAL04	17	DAL14	27	MIB11	37	MIB01
8	DAL05	18	DAL15	28	MIB10	38	MIB00
9	DAL06	19	V _{ss}	29	MIB09	39	V _{DD}
10	DAL07	20	ø4	30	MIB08	40	ø1

CONTROL CHIP PIN ASSIGNMENTS $\Delta \mathcal{S}$

PIN NO.	SIGNAL	PIN NO.	SIGNAL	PIN NO.	SIGNAL	PIN NO.	SIGNAL
1	ø3	11	MIB16	21	ø2	31	MIB07
2	V _{BB}	12	REPLY	22	V _{cc}	32	MIB06
3	13	13	WAIT	23	MIB15	33	MIB05
4	12	14	DOUT	24	MIB14	34	MIB04
5	11	15	W/R	25	MIB13	35	MIB03
6	10	16	IACK	26	MIB12	36	MIB02
7	MIB17	17	SYNC	27	MIB11	37	MIB01
8	BUSY	18	DIN	28	MIB10	38	MIB00
9	COMPUTE	19	V _{ss}	29	MIB09	39	V_{DD}
10	RESET	10	ø4	30	MIB08	40	ø1

MICROM CHIP PIN ASSIGNMENTS

PIN NO.	SIGNAL	PIN NO.	SIGNAL	PIN NO.	SIGNAL	PIN NO.	SIGNAL
1	ø3	11	MIB16	21	ø2	31	MIB06
2	V _{BB}	12	MIB17	22	V _{cc}	32	MIB05
3	NC	13	MIB18	23	CS	33	MIB04
4	NC	14	NC	24	NC	34	MIB03
5	NC	15	NC	25	NC	35	MIB02
6	NC	16	NC	26	MIB11	36	NC
7	MIB15	17	NC	27	MIB10	37	MIB01
8	MIB14	18	NC	28	MIB09	38	MIB00
9	MIB13	19	V _{ss}	29	MIB08	39	V _{DD}
10	MIB12	20	ø4	30	MIB07	40	ø1

PIN FUNCTIONS

The following describes the function of each pin:

BUSY (TTL)

The BUSY is a Control signal from an external unit to the Processor requesting access to the bus. The signal can be used by a DMA unit to access the memory. The BUSY signal is interrogated at Ø3 by the Processor every time READ or WRITE instructions are taking place. Whenever the BUSY signal is found to be on, the Processor enters a WAIT state inhibiting any access operation from taking place. The Processor will resume normal operation as soon as BUSY is turned off.

CS

CS (Chip Select) is always connected to +5 Volts.

Ø1-Ø4 CLOCK CYCLES

These cycles may be generated by the WD2143 Clock Chip or by external user supplied circuitry. Cycles occur every 83 nanoseconds, yielding a 333 nanosecond interval between each occurrence of a given clock.

COMPUTE (TTL)

The processor examines COMPUTE during every ø1 to determine whether or not it should execute the present microinstruction. In the case of a two cycle instruction, COMPUTE need be high only during ø1 of the first cycle. Among other things, COMPUTE may be used to control single stepping of microinstructions. This line should not be confused with the WAIT signal on the MIB bus.

DAL 00-DAL 15 (TTL)

Data/Address Lines, used to transfer addresses and data from the processor and receive data into the processor. Signals are logical true data.

DIN (TTL)

The DATA-IN (DIN) is a Control signal from the Processor to cause the address unit to gate its Read data on the Data lines. It is made high at the time the address is removed from the lines, or one cycle after the SYNC is made high (the second Ø2 of the INPUT) and is a function of the READ instruction. The DATA-IN is made low at the end of the Input Byte or Input Word instruction or when SYNC is made low. This signal can be used to control the enabling of external TTL Tri-State Bus Driver/Receivers.

DOUT (TTL)

The DATA-OUT (DOUT) is a Control signal from the Processor which is made high at the same time as the Write data (Ø1 following the OUTPUT) is placed on the DAL bus by the Processor. It remains high for the duration of the OUTPUT instruction, dropping one phase before the data is taken off the DAL bus.

IACK (TTL)

The IACK is a Control signal from the Processor

which signifies that the Processor is responding to an Interrupt. This signal is made high at the same time the SYNC is made high as a result of either 'RA' or 'WA' instructions, and stays high as long as SYNC is high.

10-13

I0-I3 provide four interrupt request levels to the chip set. Interrupts are tested by priority from I0 to I3. If an Interrupt is pending on any line the chip set will execute an Interrupt Acknowledge sequence. This sequence presents a 4 bit code on the DAL lines which provides mask capability to disable other interrupt levels.

MIB00-MIB10

These lines carry data bidirectionally between MICROM's and the Data and Control Chips. They are unconditionally precharged Hi at \emptyset 4 by the MICROM's attached to the bus. At the following \emptyset 1 they may have two different meanings, depending upon whether the Microinstruction presently being executed is a one cycle or a two cycle instruction.

If the Microinstruction executes one cycle, then the next \emptyset 1 conveys the next microinstruction from the Microinstruction ROM to the Data Chip and Control Chip.

If the Microinstruction takes two cycles, the second occurrence of \emptyset 1 may result in data being transferred from the Data Chip to the Control Chip. At \emptyset 2, address data is transferred from the Location Counter in the Control Chip to the MICROM. At \emptyset 3 the address data remains valid on the bus. The processor cycle is completed by an unconditional precharge of these lines by the MICROM at \emptyset 4.

MIB11-MIB14

These lines serve to convey Microinstruction data from the MICROM to the Data and Control Chips in much the same fashion as the preceding lines do. These lines are unconditionally precharged Hi by the MICROM at Ø4. At Ø1 of a single cycle they are conditionally discharged to represent Microinstruction Data from the MICROM to the Data Chip and the Control Chip.

If the preceding Microinstruction was of the 2-cycle variety, the second occurence of \emptyset 1 on these lines can carry data from the Data Chip to the Control Chip. These lines have no other significance during \emptyset 2 and \emptyset 3.

MIB15

MIB15 is used to carry Microinstruction data from the MICROM to the Data Chip and Control Chip and also to transfer the results of conditional jump tests from the Data Chip to the Control Chip.

This line is precharged Hi unconditionally by the MICROM at Ø3. At Ø4 it can be conditionally discharged by the results of a conditional jump test.

At \emptyset 1 this line conveys the microinstruction data from the MICROM to the Data and Control Chip. In the case of a microinstruction whose execution takes two cycles, the second occurrence of \emptyset 1 may serve to convey data from the Data Chip to the Control Chip. The contents of MIB15 are not significant at \emptyset 2. The cycle is completed by an unconditional precharge of MIB 15 at \emptyset 3.

MIB16

This control line conveys data from the ROM to the Control and Data Chips and from the Control Chip to the MICROM. It is unconditionally precharged HI at Ø2 and Ø4. At Ø1 following Ø4 it may conditionally discharge low by the MICROM in which case the signal is interpreted by the Control Chip as a command to load the subroutine Return Register with the incremented content of the Location Counter. On Ø2 the lines are unconditionally precharged Hi. At Ø3, the Control Chip may conditionally discharge this line. If it does so, this is an instruction to the selected MICROM to disable its outputs at the next Ø1. In this fashion, 2 cycle instructions inhibit the transfer of new microinstructions from the MICROM to the Control Chip and the Data Chip.

MIB17

MIB17 conveys the READ NEXT INSTRUCTION imperative from the MICROM to the Control Chip. This line is unconditionally precharged by the MICROMs attached to the Microinstruction Bus and conditionally discharged at Ø1. A discharge indicates that the RNI imperative is required.

MIB18

Made true at start of Write phase of READ/MODIFY WRITE cycle. May be useful interfacing with memory.

REPLY (TTL)

The REPLY is a Control signal used by the addressed unit to respond to the Processor's Data Access signals.

The REPLY signal must be high during Ø3 of the INPUT or OUTPUT microinstruction execution cycle in order for this operation to complete. The REPLY signal is also interrogated by READ and WRITE microinstructions and it must be low during Ø3 in order for these operations to take place.

RESET (TTL)

Activation of the RESET line causes the Microprocessor to force 001 into the Location Counter. A NOP is also forced into the MIR and the MI registers. SYNC and DATA-IN are both reset. The RESET line can be wired to a POWER ON reset or it may be used by the program for its own purposes.

SYNC (TTL)

The SYNC is a Control signal used to initiate and signify the length of a Data Access operation. SYNC is made high as soon as an address becomes valid. This occurs at \emptyset 2 following a READ or WRITE. It remains high until the termination of the operation.

Vвв

- 5 Volt Supply.

Vcc

+ 5 Volt Supply.

V_{DD} + 12 Volt Supply.

V_{ss} Logic Ground.

WAVE FORMS


WAIT

The WAIT Line from the Control Chip to the Data Chip establishes whether or not the Data Chip is in the RUN or WAIT mode. Whenever the WAIT control line is in the Low state, the Data Chip is in the RUN mode and the Microinstruction will be loaded into the MIR register and executed. This line is normally Low and must be driven Hi during Ø4 to cause the Data Chip to enter the WAIT state. It always returns to Low when the beginning edge of the Ø1 clock appears.

W/R

The WRITE/NOT READ Signal (W/ \overline{R}) is made true at the same time addresses are presented, during all processor output sequences. This signal can be used as an early write identification.


The W/ \overline{R} signal is also used to force zeros onto the data bus in bits 8-15 when DOUT and W/ \overline{R} are true (i.e., disable upper byte buffer). The function is required for proper execution of the instruction set.




WRITE/OUTPUT SEQUENCE

		(и
	READ 01 02 03 04	INPUT (WAIT) 01 02 03 04	INPUT (LOW BYTE) 01 02 03 04	INPUT (HIGH BYTE) 01 02 03 04 01 02
WAIT				~
DAL	`	ADDRESS		DATA IN
SYNC				
DIN			3	(5
REPLY		2		
		OON AS A VALID ADDRESS IS ON		
	3. "DIN IS MADE HIGH AS SO		OFF THE BUS (02) AS FUNCTION	ON OF READ MICROINSTRUCTION
		BE HIGH ON 03 IN ORDER FOR "IN IPUT" SEQUENCE, "SYNC" AND "E		LACE


READ/INPUT SEQUENCE



INTERRUPT ACKNOWLEDGE SEQUENCE









DATA CHIP INTERFACE TIMING

.





CONTROL SIGNALS TIMING

. TCYC Ττļ тт TPW -1 CLOCK PHASE 1 ſcw 2 CLOCK PHASE 2 3 CLOCK PHASE 3 4 CLOCK PHASE 4 **- ^тмот** -TPRE PRE MIB₁₆ 2 3 1 TMOL F т_{міт} TMIS -T_{PRE} ľ тмот т_{АН} TAS -MICR<u>O INSTR</u> BUS (MIB00-MIB_{15,} MIB17) 4 \bigcirc

NOTES: 1. <u>MIB L</u>INES EXCEPT MIB15 ARE PRECHARGED HIGH AT PHASE 4 2. <u>MIB16</u> IS ALSO PRECHARGED HIGH AT PHASE 2 3. MIB16 IS DISCHARGED TO DISABLE THE MIB00-MIB15 AND MIB18-MIB21 OUTPUTS AT PHASE 1 FROM DISCHARGING LOW 4. ADDRESS INPUT TRANSITIONS OCCUR ONLY ON MIB00-MIB10 LINES AND CHIP SELECT 5. SWITCHING TIMES ARE MEASURED AT 10% AND 90% OF SPECIFIED LEVELS

TAT

MIB15 IS PRECHARGED AT O3

TPRE APPLIES

• TMOL

MICROM TIMING DIAGRAM

Pascal MICROENGINE[™] Instruction Set Format

Instructions are one byte long, followed by zero to four parameters. Most parameters specify one word of information, and are one of five basic types.

- UB Unsigned byte: high order byte of parameter is implicitly zero.
- SB Signed byte: high order byte is sign extension of bit 7.
- DB Don't care byte: can be treated as SB or UB, as value is always in the range 0...127.
- B Big: this parameter is one byte long when used to represent values in the range 0...127, and is two bytes long when representing values in the range

128...32767. If the first byte is in 0...127, the high byte of the parameter is implicitly zero. Otherwise, bit 7 of the first byte is cleared and it is used as the high order byte of the parameter. The second byte is used as the low order byte.

W Word: the next two bytes, low byte first, are the parameter value.

More detailed information on the Pascal MICROEN-GINE[™] instructions (P-Code) is contained in the Pascal Operations Manual.

These mnemonics are intended only for further understanding of P-code. Neither the Microengine Company nor the University of California at San Diego provide P-code assembler software.

Mnemonic	Instruction Code	Parameters	Description
Constant One Wo	ord Loads		
SLDC	031		Short Load Word Constant (Value 0-31)
LDCN	152		Load Constant Nil
LDCB	128	UB	Load Constant Byte
LDCI	129	W	Load Constant Word
LCA	130	В	Load Constant Address
Local One Word	Loads and Store		
SLDL116	3247		Short Load Local Word
LDL	135	В	Load Local Word
LLA	132	В	Load Local Address
STL	164	В	Store Local
Global One Word	Loads and Store		
SLDO116	4863		Short Load Global Word
LDO	133	В	Load Global Word
LAO	134	В	Load Global Address
SRO	165	В	Store Global Word
Intermediate One	-Word Loads and S	itore	
LOD	137	DB, B	Load Intermediate Word
LDA	136	DB, B	Load Intermediate Address
STR	166	DB, B	Store Intermediate Word
Indirect One-Wo	d Loads and Store		
STO	196	Hadding (Store Indirect
Extended One-W	ord Loads and Store		
LDE	154	UB; B	Load Word Extended
LAE	155	UB, B	Load Address Extended
STE	217	UB, B	Store Word Extended
Multiple Word Lo	, ads and Stores (Se	 A spike and the states at the state of the s	
LDC	131	B, UB	Load Multiple Word Constant
LDM	208	UB	Load Multiple Words
STM	142	UB	Store Multiple Words
Byte Arrays			
LDB	167		Load Byte
STB	200		Store Byte

Mnemonic	Instruction Code	Parameters	Description
Record and Array	Indexing and Assi	gnment	
ΜΟΥ	197	В	Move Words
SIND07	120127		Short Index and Load Word
IND	230	B	Static Index and Load Word
INC	231	В	Increment Field Pointer
IXA	215	В	Index Array
IXP	216	UB1, UB2	Index Packed Array
	201 202		Load A Packed field
	202		Store Into A Packed Field
Logicals	and the second second		
LAND	161		Logical And
LOR	160		Logical Or
LNOT	229		Logical Not
LEUSW	180		Compare Unsigned Word <=
GEUSW	181		Compare Unsigned Word>=
Integers			
ABI	224		Absolute Value of Integer
NGI	225		Negate Integer
	162		Add Integers
SBI MPI	163 140	이 상황한 것 같은 것 같아요. 문화 같은 사람들은 것 같아?	Subtract Integers
DUP1	140 226	이는 이는 것은 것은 것을 가지요. 이는 이는 것은 것은 것은 것은 것은 것을 가지요.	Multiply Integers Copy Integer
DVI	141		Divide Integers
MODI	143		Modulo Integers
СНК	203		Check Against Subrange Bounds
EQUI	176	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	Compare Integer =
NEQI	177		Compare Integer <>
LEQI	178		Compare Integer <=
GEQI	179		Compare Integer>=
Reals (All Over/U	nderflows Cause a l	Run-Time Error)	
FUT	204		Float Top-of-Stack
TNC	190		Truncate Real
RND	191		Round Real
ABR ADR	227 192		Absolute Value of Real
NGR	228		Add Reals Negate Real
SBR	193		Subtract Reals
MPR	194		Multiply Reals
DUP2	198		Copy Real
DVR	195		Divide Reals
EQUREAL	205		Compare Real =
LEQREAL	206		Compare Real <=
GEQREAL	207		Compare Real> =
Sets			
ADJ	199	UB	Adjust Set
SRS	188		Build Subrange Set
INN	218		Set Membership
UNI	219		Set Union
INT DIF	220 221		Set Intersection
EQUPWR	182		Set Difference Set Compare =
LEQPWR	183		Set Compare - Set Compare < = (Subset of)
GEOPWR	184		Set Compare > = (Subset of) Set Compare > = (Superset of)

Mnemonic	Instruction Parameters Code		Description			
Byte Arrays						
EQUBYT	185	В	Byte Array Compare =			
LEQBYT	186	В	Byte Array Compare <=			
GEQBYT	187	В	Byte Array Compare >=			
Jumps						
UJP	138	SB	Unconditional Jump			
FJP	212	SB	False Jump			
EFJ	210	SB	Equal False Jump			
NFJ	211	SB	Not Equal False Jump			
UJPL	139	W	Unconditional Long Jump			
FJPL	213	W	False Long Jump			
XJP	214	В	Case Jump			
Procedure and Fu	Inction Calls and I	Returns	and the state of the			
CPL	144	UB	Call Local Procedure			
CPG	145	UB	Call Global Procedure			
CPI	146	DB, UB	Call Intermediate Procedure			
CXL	147	UB1, UB2	Call Local External Procedure			
CXG	148	UB ₁ , UB ₂	Call Global External Procedure			
CXI	149	UB ₁ , DB, UB ₂	Call Intermediate External Procedure			
CPF	151		Call Formal Procedure			
RPU	150	В	Return From User Procedure			
Processor Contro	pl					
LSL	153	DB:	Load Static Link Onto Stack			
SIGNAL	222		Signal			
WAIT	223		Wait on Semaphore			
LPR	157		Load Processor Register			
SPR	209		Store Processor Register			
Debugger						
BPT	158		Break Point			
RBP	159		Return From Breakpoint			
Miscellaneous						
NOP	156		No Operation			
SWAP	189		Swap Top-of-Stack with Next to Top-of-Stac			

ABSOLUTE MAXIMUM RATINGS OVER FREE AIR TEMPERATURE RANGE (Unless Otherwise Noted)*

Supply Voltage V _{DD} (See NOTE)	– 0.5V to 15V
Supply Voltage V _{CC} (See NOTE)	– 0.5V to 15V
Supply Voltage V _{BB} (See NOTE)	– 10V to 1.0V
Clock Voltage (See NOTE)**	– 1.0V to 15V
All Other Pin Voltages (See NOTE)	- 1.0V to 15V
Operating Free Air Temperature Range	0°C to 125°C
Storage Temperature Range	– 55°C to 125°C

NOTE: These voltage values are with respect to V_{SS} Supply Voltage. If V_{BB} is more positive than any other voltage, then I_{BB} must be limited to 10 ma.

- * Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum-rating conditions for extended periods may affect device reliability.
- ** The other three clock voltages must be between 0.5V and -0.6V except for switching overlaps. Not more than one clock may be high at any one time.

Applying power to the part may be any sequence of conditions that do not violate the maximum ratings specified on this sheet.

OPERATING CHARACTERISTICS

. .

$T_{CASE} = 0^{\circ}C \text{ to } 70^{\circ}C, V_{DD}$	$= +12.0 \pm .6V$,	$V_{BB} = 3.9 \pm .25V$,	$V_{SS} = 0V$,	$V_{cc} = +5V \pm$.25V
---	---------------------	---------------------------	-----------------	--------------------	------

SYMBOL	CHARACTERISTIC	MIN	ТҮР	МАХ	UNITS	COMMENTS AND CONDITIONS
	Leakage Current for any Pin Other than Clock or Power			± 10	μΑ	V _{IN} = 5.25V/0V
I _{BB}	V _{BB} Supply Current			- 500	μA	$V_{BB} = -5.25V$
I _{LC}	Clock Leakage Current			± 100	μA	V _{CLOCK} = 13.7V/0V
I _{CCAVE}	Average V _{CC} Operating Current*		10.0	20.0	mA	T _{CYC} = 300 nsec C _L = 25 pf
I _{DDAVE}	Average V _{DD} Operating Current		10.0	20.0	mA	T _{CYC} = 300 nsec C _L = 50 pf
VIHM	Input High Voltage (All Inputs)	4.0	에 가장이 있었다. 이 영화가 높이 아이 아이 아이	V _{cc}	V	
VILM	Input Low Voltage (All Inputs)	0.0		0.8	nonger av V	
V _{онм}	Output High Voltage (MOS)	4.35		V _{cc}	V	$I_{0} = -30 \mu A$
V _{OHT}	Output High Voltage (TTL)	2.4	単単位であった。 登録であった。 単功者をついた。	V _{CC}	V	$l_{\rm O} = -50 \mu{\rm A}$
V _{OLM}	Output Low Voltage (MOS)	V _{SS}	やすめたらい 「私人の日本品」 「私人の日本品」	0.4	v	I _O = 100 μA
VOLT	Output Low Voltage (TTL)	0.0		0.4	- V	l _o = 1.8 ma
V _{ov}	Overlap Voltage of Any Two Adjacent Clock Phases	0.0		3.0	v .	
V _{CH}	Clock High Voltage (SEE NOTE)	11.8 12.0		13.0 13.7	v	$V_{DD} = 11.4$ $V_{DD} = 12.6$
V _{cL}	Clock Low Voltage (SEE NOTE)	- 0.6		0.5	v	

NOTE: Linear interpolation applies for V_{CH} when V_{DD} is between 11.4V and 12.6V. No overshoot or undershoot allowable.

*Note: The majority of this current is used to precharge the output capacitance, C_L ; and therefore, is proportional to the C_L precharged by the MICROM and the frequency of discharge.

AC CHARACTERISTICS

SYMBOL	CHARACTERISTICS	MIN	ТҮР	МАХ	UNITS	CONDITIONS
T _{PW}	Clock Width High (All Phases)	55		240	nsec	
T _{CW}	Clock Width Low (All Phases)	75		300	nsec	
T _T .	Clock Transition Time (All Phases)	5			nsec	
T _{CYC}	Clock Period (All Phases)	300		1000	nsec	
T _{MOL}	Output Propagation Delay from Ø1 Clock			35	nsec	C _L = 50 pf
T _{PRE}	Time to Precharge Outputs High			- 55	nsec	C _L = 25 pf
T _{MIS}	Input Set-Up Time on MIB16 at Phase 3	20			nsec	
T _{TOL}	TTL Out Switching Low			55	nsec	
T _{AS}	Address Set-Up Time	5			nsec	
T _{AH}	Address Hold Time	0			nsec	
Т _{мот}	Output Transition Start Delay Time			20	nsec	С _L = 50 pf
т _{міт}	Input Transition Start Set-Up Time	35			nsec	
T _{AT}	Address Transition Start Set-Up Time	25			nsec	

 $T_{CASE} = 0^{\circ}C$ to 70°C, $V_{DD} = +12V \pm .6V$, $V_{BB} = -3.9V \pm .25V$, $V_{SS} = 0V$, $V_{CC} = +5.0V \pm 0.25V$

÷.,

CAPACITANCE

SYMBOL	CHARACTERISTIC	MIN	ТҮР	МАХ	UNITS	CONDITIONS
C _{ø1}	Clock Phase 1 Capacitance		20	. 50	f 1q	
C _{ø2}	Clock Phase 2 Capacitance		40	60	pf	V _{IN} = OV
C _{ø3}	Clock Phase 3 Capacitance		20	50	pf [V _{SS} = OV,
C _{ø4}	Clock Phase 4 Capacitance		50	100	pf ($V_{DD} = C$
C _D	Data Input/Output Pin Capacitance		5.0	8.0	pf	$V_{BB} = -3.9V$
Ċc	Clock to Clock Capacitance		3.0	6.0	pf J	f = 1 MHz

RELATED PRODUCTS

MICROENGINE Company products include:

- WD900 Pascal MICROENGINE[™] Single Board Computer — MICROENGINE[™] CPU, 64K Bytes of RAM, 2 Parallel Ports, 2 Asynchronous or Synchronous Serial Ports (110-19.2K Baud), Floppy (Single or Double Density, Standard or Mini) Disk Controller with DMA.
- WD90 Pascal MICROENGINE[™] Computer Pascal MICROENGINE[™] Single Board contained in Low Profile Enclosure with Power Supply, appropriate floppy diskette, hardware and software manuals.

Western Digital Corporation supplies other components useful in designing systems based on the Pascal MICROENGINE[™]. These include:

- FD1700 Series Floppy Controllers. For mini and standard floppy diskettes, single and double densities, IBM and non-IBM compatible. Also, Z80/8080 bus-compatible versions.
- DM1883 Direct Memory Access Controller.
- WD 2143 System Clock for MICROENGINE[™] Chip Set.
- Communication products including UART, PSAT/PSAR, ASTRO/USART, BOART, SDLC, X.25 Pocket Switching, and Data Encryption.

This is a preliminary specification with tentative device parameters and may be subject to change after final product characterization is completed.

Information furnished by the MICROENGINE Company is believed to be accurate and reliable. However, no responsibility is assumed by the MICROENGINE Company for its use; nor any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of the MICROENGINE Company. The MICROENGINE Company reserves the right to change said circuitry at any time without notice.

The MICROENGINE Company is a wholly-owned subsidiary of Western Digital Corporation.

–A Subsidiary of WESTERN DIGITAL —

3128 Red Hill Avenue. Box 2180, Newport Beach, California 92663 (714) 557-3550, TWX 910-595-1139